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Abstract—Constant downscaling of transistors leads to increase
the relative difference between Lmask and Leff . Effective length
(Leff ) extractions are now crucial to avoid calculations errors
on parameters such as the mobility, which can exceed 100% for
shorter devices. We propose an industrially-adapted method to
extract Leff by using an enhanced ”split C-V” method. Accurate
and consistent values have been extracted (±1nm) and then
correlated to mobility and HCI lifetime studies, as a function
of Leff .
Index Terms—Effective channel length, split C-V, parasitic
capacitances, gate-to-channel capacitance measurements
I. INTRODUCTION
Transistor downscaling has been so fast in recent years
that effective channel length (Leff ) – defined by the inver-
sion layer length – hardly reaches 50% of the mask length
(Lmask) on sub-65nm technologies. At such scales, a few
nanometers shift can induce a misleading results interpretation,
justifying necessity to estimate the channel length reduction
(∆L = Lmask−Leff ) with enough accuracy, as a function of
Lmask. The latter dependency results from deep sub-micron
lithography limits (Lmask − Lpoly shift) and diffusion of
Source-Drain Extensions (SDE) (Fig. 1).
As previously exposed, current-based extraction methods
fail because of the mobility variations with the gate length [1],
[2]. We developed an industrially-adapted method providing
large scale extraction and so, statistical results thanks to fully-
automatic probers. Technique has been improved to reach an
unequaled 1nm-accuracy on Leff (in relative) through a better
understanding of parasitic capacitances. Leff is a critical
parameter, useful for Physics modeling and for a better under-
standing of the MOSFET. We will highlight this usefulness
by examples of applications on mobility and HCI lifetime
extrapolation as a function of Leff , for 65nm-technologies
and below.
II. STATE-OF-THE-ART
ID(VG)-based methods have been previously proposed for
Leff extraction, assuming invariance of the mobility with the
length of the transistor [3]–[6]. This approach is now mistaken













Fig. 1. Typical MOSFETs architecture studied in this paper – definition of
Lmask (before SDE implantation), Lpoly and Leff
short devices [2], [7]. Capacitive method provides a Leff
extraction without any assumption regarding the mobility, but
strongly depends on parasitic capacitances issues rising on
modern technologies [2], [8]. As a consequence, we recently




We performed 1MHz-frequency capacitance measure-
ments on a fully-automatic 300mm-wafer prober (Accretech
UF3000) equipped with a HP4284 LCR meter and an Agilent
4073B connection matrix. The latter is required for automatic
measurements, allowing probing of several pad combinations.
Specific home-developed software was used to perform batch
extractions on large samples (20 dies per wafer) to improve
accuracy and provide statistical results.
B. Capacitive method
Leff is extracted using gate-to-channel capacitance
measurement Cgc(VG) (Fig. 2) which is proportional to the
channel area (Cgc ∝W×Leff ). Furthermore, we will see that







































Fig. 2. Cgc(VG) curves measured for several transistor lengths and plotted
using logarithm scale (45nm-technology, Tox ∼= 12A˚). In insert: measurement
setup.
rid of parasitic capacitance as for Cgb(VG) measurements [1],
[9]. Maximum of capacitance max (Cgc) is set as a reference
point for each curve. Two ways of extraction are thus possible:
1) Constant ∆L method: We can assume ∆L is invariant
with Lmask (1) and extract its value from the linear regression
on the plot of max(Cgc) = f (Lmask) (Fig. 3) [2]. Thus, ∆L
is the value read at the intercept between the linear regression
and the Lmask-axis. In this case, error on Leff will be strongly
linked to the relevance of the ∆L(Lmask) linearity assumption
in the regression window. The latter is mainly influenced by
lithography and gate-etch process optimization.
Cgc =W · Cox × (Lmask −∆L) (1)
2) Individual ∆L method: We can extract an individual
∆L for each transistor from a proportionality rule (2), using
the longest transistor as reference (Fig. 4). Thus, the latter




mask with enough accuracy. Error due to this
assumption is not greater than 2% for a 1µm-length reference
transistor (0.2% for a 10µm-length).









Use of ”individual ∆L” method allows extracting ∆L for
each mask length and studying the ∆L(Lmask) behavior due
to photo-lithography and gate etch processes. Unlikely, the
other method does not require a long transistor as reference but
can only provide a constant ∆L which is almost the average
value 〈∆L∗〉 (dotted line on Fig. 4).
C. Parasitic capacitance
Gate-to-channel measurement is impacted by parasitic ca-









































Fig. 3. Extraction of a constant ∆L from a linear regression on the plot of
max(Cgc) = f(Lmask). In insert: zoom on the specific part of the graph
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Fig. 4. ∆L(Lmask) behavior resulting from ”Individual ∆L” extraction
method
connection pads; 2. a VG-dependent component is inherent to
the MOSFET architecture (Fig. 5). Total MOSFETs parasitic
capacitance is composed by:
• the outer fringing capacitance (Cof ) between the gate and
source/drain through the spacers (this component does not
depend on VG);
• the inner fringing capacitance (Cif ) between the gate and
SDE through the channel;
• the overlap capacitance (Cov) between the gate and SDE
through the gate oxide.
In accumulation and inversion regime, Cif is screened by
holes and electrons filling the channel. Its maximum value is
thus expected near the flat-band voltage VG ∼ Vfb, when there
is no screening possible. In strong accumulation, depletion
region in SDE is created and acts as if the oxide thickness
would have been increased in these regions, reducing Cov.
Parasitic capacitance can not be measured directly in in-
version regime. The latter has to be extrapolated to allow
estimation of the parasitic capacitance behavior in inversion
3Parasitic capacitance
Lmask=65nm










































Fig. 5. Measured gate-to-channel capacitance and extrapolated parasitic
capacitance for 65nm technology NMOS transistors (Tox ∼= 18.5A˚, W =
10µm). In insert: schematic of intrinsic parasitic component of the MOSFET
(from [10]).
regime (Fig. 5). Thus, we measure a Cmingc parameter which
has the same value (extrapolation) as the parasitic capacitance
included in the max(Cgc) measurement. Practically, Cmingc =
Cgc (Vth −∆V ) where Vth is the threshold voltage and ∆V
is a constant adjusted from results in [10]. Typically, ∆L error
generated by this procedure is not higher than 3% on nominal
length transistors.
IV. TEST STRUCTURES
Capacitance measurements through the connection matrix
require gate areas above 50µm2 to provide a large enough
Signal-to-Noise Ratio. Matrix test structures composed by N
identical transistors wired together allow increasing the total
area for a given Lmask. Thus, we used matrix test structures
(Fig. 6) with constant width W and variable N to keep a near
constant area (A ∼= 100µm2) whatever the length, providing to
us the ability to perform automatic measurements in optimal
conditions (2-3 min per Cgc(VG) curve). This test setup is
fully-adapted and scalable to any Low Standby Power (LSTP)
technology (gate oxide thickness Tox≥ 15A˚).
If Tox < 15A˚, the total area needs to be reduced further
to get rid of the gate leakage effect which affects max(Cgc)
extraction [11]. Use of a connection matrix is no more possible
but automatic measurements are still feasible by connecting
the probes directly to the LCR meter. The measurement
precision – and so the measurement time – have to be raised to
keep the same accuracy. In all case, capacitance measurements
on isolated MOSFETs are still possible if W ∼ 10µm,
considering the equipment detection limit (Amin ∼ 0.2µm2)
which is reached for the shortest transistors.
For instance, a 45nm-LSTP nominal length transistor has an
area about 0.4µm2 (W = 10µm) and provides a signal ampli-
tude of a few fF. For this critical case, the entire Cgc(VG) curve




Fig. 6. Layout of matrix structures used for automatic measurements in
optimal condition. Lmask = 0.38µm, W = 0.15µm, N = 1980. Total
area: A = 112.86µm2
V. RESULTS AND VALIDATION
A. HCI lifetime extrapolation
Aggressive downscaling concerning channel length,
junction depth and oxide thickness leads to increase the
lateral electric field in the transistor (E ∝ 1/Leff ). In
such devices, carriers get a high kinetic energy, reason for
which they are called ”hot carriers”. Due to this high energy,
hot carriers can either pass the dielectric energy barrier
or generate an electron/hole pair by impact ionization. In
both cases a charge may be injected into the dielectric (Hot
Carrier Injection), degrading the device reliability (lifetime
reduction) and shifting the threshold voltage. HCI lifetime
strongly depends on Leff . The latter has to be measured
with accuracy in order to distinguish itself from other factors
which may affect the lifetime too.
We performed Leff measurements on two devices from
65nm-LPST technology (Tox ∼= 18.5A˚), allowing the use
of matrix test structures described in IV. HCI lifetime is
expected to be the same because devices come from similar
process flows (’A’ and ’B’), in which Leff is the only
HCI-relevant factor which could change. Indeed reliability
measurements show a lifetime-shift which can be explained
by a Leff -shift of 4nm between ’A’- and ’B’-processed
devices.
Leff measurements have been done using methods described
into III-B on more than 20 dies. Accurate and consistent
results were obtained: ∆Leff = LAeff −LBeff ∼= (3.5± 1)nm,
validating the assumption that HCI lifetime shift is exclusively
due to a Leff shift between the two devices.
This example clearly shows the relevance of a Leff mea-
surements towards reliability studies and usefulness of Leff
extraction for physical understanding of the transistor.
B. Mobility measurements
We performed ID(VG) measurements further to Leff ex-
traction in order to extract the mobility and study its behavior
toward Leff . We focused on low field mobility (µ0 ≈
µeff (Qinv ∼ 0)) instead of the whole curve µeff (Eeff )




























-6] ∝ ionisation rate
Measured:
∆LEff ≅ 3.5 ± 1nm
Fig. 7. Lifetime versus ratio Ibulk/Idrain plot for two different gate
annealings. A 4nm-shift is extrapolated from the measurements, for Lmask =
70nm.
Leff extractions in order to extract µ0 with accuracy too.
Isolated transistors are used for ID(VG) measurements, instead
of matrix structures which exceed the current-compliance
of the measurement setup. µ0 is extracted by coupling β
parameter extraction using the Y-function method [12] with
Leff extraction described in this paper. Finally, µ0 is deduced
from (4) where β is defined by current equation in linear
regime (3).
ID = β · VDS
VG − Vth − 0.5VDS









We performed µ0(Leff ) extractions on advanced technol-
ogy (45nm-like, Tox ∼= 12A˚) processed with two different
Rapid Thermal Annealing (RTA) temperatures (1050◦C and
1080◦C). Fig. 8 compare µ0(Leff ) and µ0(Lmask) plots for
both devices to highlight the usefulness of our Leff extraction
method in this kind of study. Actually, µ0(Leff ) results show
an 8nm Leff -shift in addition to a 20% mobility improvement
on short devices between both RTA temperatures. This would
have been imperceptible on a µ0(Lmask) plot even by knowing
the right µ0 values (insert Fig. 8).
Mobility-shift induced by annealing temperature disclosed a
new physical mechanism which confirmed existence of neutral
defects in the channel, near the junctions [7].
VI. CONCLUSION
We demonstrate high capabilities of our newly industrially-
adapted Leff extraction. Results with outstanding accuracy
were obtained (± 1nm) and offer unequaled benefits towards
mobility extraction and HCI lifetime predictions. Systematic
and statistical measurements as been done thanks to new ma-
trix test structures, reducing measurement time. This method
could be extended to in line monitoring in a near future, to











































Fig. 8. Mobility behavior toward Leff and Lmask (insert) for 45nm-devices
(Tox ∼= 12A˚). µ0(Leff ) plot discloses a 20% mobility improvement on short
devices.
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